

solution: use PS latch



push down turns Q on, release and Q-> bouncing will be "forgotten" due to latching Note: pull-down resistors set EM voltoge levels to QD when not active so that R ! S are well-defied Value for r should be r>> RLOAD so very little current is diverted before latch

Gated R.S. latch control when R.S is active : evable signal





this is called an "edge-friggered" flip flop so we need to make an "edge detector" to drive ENA input of gated latch = "D-flip-flop"



This is the basic building block of "synchronous logic" as opposed to previous "combinatorial" logic Synchronoue logic: every thing happens in sync with a "clock" signal



=) even ions is "easy" to handle What if you want IGBK rates? Can go from 8 bits to 80 bits, add more lines! and still run of 100MHz per line But now you have larger publis that an edge will fluctuate, so single-bit-errors will increase solution: serial fransmission (lata)

